收藏本站
Table 25: Ultra DMA Signal Usage In Each Interface Mode
UDMA Signal
DMARQ
DMACK
Type
Output
Input
Pin # (Non UDMA
MEM MODE)
43 (-INPACK)
44 (-REG)
PC CARD MEM
MODE UDMA
-DMARQ
-DMACK
PC CARD IO
MODE UDMA
-DMARQ
DMACK
TRUE IDE MODE
UDMA
DMARQ
-DMACK
STOP
Input
35 (-IOWR)
STOP
1
STOP
1
STOP
1
-HDMARDYI
HSTROBE(W)
-HDMARDYI
HSTROBE(W)
-HDMARDYI
HSTROBE(W)
HDMARDYI
HSTROBE(W)
Input
34 (-IORD)
1, 2
1, 3, 4
1, 2
1, 3, 4
1, 2
1, 3, 4
DSTROBEI
DSTROBEI
DSTROBEI
DDMARDY(W)
DSTROBEI
DATA
ADDRESS
CSEL
INTRQ
Card Select
Output 42 (-WAIT)
… (D[15:00])
Bidir
… (A[10 :00])
Input
Input
39 (-CSEL)
Output
37 (READY)
Input
7 (-CE1)
-DDMARDY(W)
1. 2. 4
D[15:00]
A[10:00]
-CSEL
READY
-CE1
1, 3
-DDMARDY(W)
1. 2. 4
D[15:00]
A[10:00]
-CSEL
-INTRQ
-CE1
1, 3
-DDMARDY(W)
1. 2. 4
D[15:00]
5
A[02:00]
-CSEL
INTRQ
-CS0
1, 3
31 (-CE2)
-CE2
-CE2
-CS1
Notes:
1.
2.
The UDMA interpretation of this signal is valid only during an Ultra DMA data burst.
The UDMA interpretation of this signal is valid only during and Ultra DMA data burst during a DMA Read
command.
3. The UDMA interpretation of this signal is valid only during an Ultra DMA data burst during a DMA Write
command.
4. The HSTROBE and DSTROBE signals are active on both the rising and the falling edge.
5. Address lines 03 through 10 are not used in True IDE mode.
Several signal lines are redefined to provide different functions during an Ultra DMA burst. These lines assume
these definitions when:
1.
2.
an Ultra DMA mode is selected, and
a host issues a READ DMA, or a WRITE DMA command requiring data transfer, and
3. the device asserts (-)DMARQ, and
4. the host asserts – DMACK.
These signal lines revert back to the definitions used for non-Ultra DMA transfers upon the negation of – DMACK by
the host at the termination of an Ultra DMA burst.
With the Ultra DMA protocol, the STROBE signal that latches data from D[15:00] is generated by the same agent
(either host or device) that drives the data onto the bus. Ownership of D[15:00] and this data strobe signal are
given either to the device during an Ultra DMA data-in burst or to the host for an Ultra DMA data-out burst.
During an Ultra DMA burst a sender shall always drive data onto the bus, and, after a sufficient time to allow for
propagation delay, cable settling, and setup time, the sender shall generate a STROBE edge to latch the data.
Both edges of STROBE are used for data transfers so that the frequency of STROBE is limited to the same frequency
as the data.
Words in the IDENTIFY DEVICE data indicate support of the Ultra DMA feature and the Ultra DMA modes the device is
capable of supporting. The Set transfer mode subcommand in the SET FEATURES command shall be used by a host
to select the Ultra DMA mode at which the system operates. The Ultra DMA mode selected by a host shall be less
than or equal to the fastest mode of which the device is capable. Only one Ultra DMA mode shall be selected at
any given time. All timing requirements for a selected Ultra DMA mode shall be satisfied. Devices supporting any
Ultra DMA mode shall also support all slower Ultra DMA modes.
An Ultra DMA capable device shall retain the previously selected Ultra DMA mode after executing a software reset
sequence or the sequence caused by receipt of a DEVICE RESET command if a SET FEATURES disable reverting to
defaults command has been issued. The device may revert to a Multiword DMA mode if a SET FEATURES enable
reverting to default has been issued. An Ultra DMA capable device shall clear any previously selected Ultra DMA
mode and revert to the default non-Ultra DMA modes after executing a power-on or hardware reset.
Both the host and device perform a CRC function during an Ultra DMA burst. At the end of an Ultra DMA burst the
host sends its CRC data to the device. The device compares its CRC data to the data sent from the host. If the two
values do not match, the device reports an error in the error register. If an error occurs during one or more Ultra
DMA bursts for any one command, the device shall report the first error that occurred. If the device detects that a
CRC error has occurred before data transfer for the command is complete, the device may complete the transfer
and report the error or abort the command and report the error.
Swissbit AG
Industriestrasse 4
Swissbit reserves the right to change products or specifications without notice.
Revision: 1.51
CH-9552 Bronschhofen
Switzerland
www.swissbit.com
industrial@swissbit.com
C-300_data_sheet_CF-HxBK_Rev151.doc
Page 28 of 99
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*
相关PDF资料
SFCF64GBH2BU4TO-I-NU-517-STD FLASH SLC UDMA/MDMA/PIO 64GB
SFN08B4702CBQLF7 RES ARRAY 47K OHM 7 RES 8-DFN
SFP1050-12BG FRONT END AC/DC 1050W 12V
SFP450-12BG PWR SUP 450W 12V 36.6A W/STANDBY
SFSD1024N1BN1TO-I-DF-151-STD FLASH MICRO SD CARD IND S-200 1G
SFSD2048L1BN2TO-I-DF-151-STD FLASH SECURE DGTL CARD SD 2G
SFSD4096L1BN2TO-I-Q2-141-STD FLASH SECURE DGTL CARD SDHC 4G
SFSD8192N1BW1MT-E-QG-111-STD FLASH MICRO SD 8GB EXT TEMP
相关代理商/技术参数
SFCF64GBH2BU4TO-C-NU-527-STD 制造商:SWISSBIT 功能描述:CFC C-440 DENSITY COMMERCIAL - Trays 制造商:SWISSBIT NA INC 功能描述:FLASH
SFCF64GBH2BU4TO-I-NU-517-STD 功能描述:FLASH SLC UDMA/MDMA/PIO 64GB RoHS:是 类别:存储卡，模块 >> 存储器，PC 卡 系列:C-440 标准包装:30 系列:- 存储容量:8GB 存储器类型:存储卡 - Extreme III SD?
SFCF64GBH2BU4TO-I-NU-527-STD 制造商:SWISSBIT 功能描述:CFC C-440 DENSITY INDUSTRIAL - Trays 制造商:SWISSBIT NA INC 功能描述:FLASH CARD 64GB IND C-440 制造商:Swissbit 功能描述:Memory Cards 64GB IND COMPACT FLASH SLC NAND C440
SFCF8192H1BO2TO-C-Q1-523-SMA 制造商:SWISSBIT NA INC 功能描述:FLASH
SFCF8192H1BO2TO-C-Q1-533-ZP1 制造商:SWISSBIT NA INC 功能描述:FLASH
SFCF8192H1BO2TO-C-Q1-543-SMA 制造商:SWISSBIT NA INC 功能描述:FLASH
SFCF8192H1BO2TOIQ1523SMA 制造商:Swissbit 功能描述:Flash Card 8G-Byte 3.3V/5V CompactFlash 50-Pin
SFCF8192H1BO2TO-I-Q1-523-SMA 功能描述:FLASH SLC UDMA/MDMA/PIO 8G RoHS:是 类别:存储卡，模块 >> 存储器，PC 卡 系列:C-320 标准包装:30 系列:- 存储容量:8GB 存储器类型:存储卡 - Extreme III SD?